The subthreshold slope, transconductance, threshold voltage, and hysteresis of a carbon nanotube field-effect transistor ͑CNT FET͒ were examined as its configuration was changed from bottom-gate exposed channel, bottom-gate covered channel to top-gate FET. An individual single wall CNT was grown by chemical vapor deposition and its gate configuration was changed while determining its transistor characteristics to ensure that the measurements were not a function of different chirality or diameter CNTs. The bottom-gate exposed CNT FET utilized 900 nm SiO 2 as the gate insulator. This CNT FET was then covered with TiO 2 to form the bottom-gate covered channel CNT FET. Finally, the top-gate CNT FET was fabricated and the device utilized TiO 2 ͑ ϳ 80, equivalent oxide thickness= 0.25 nm͒ as the gate insulator. Of the three configurations investigated, the top-gate device exhibited best subthreshold slope ͑67-70 mV/ dec͒, highest transconductance ͑1.3 S͒, and negligible hysteresis in terms of threshold voltage shift. © 2006 American Institute of Physics. ͓DOI: 10.1063/1.2186100͔
The single wall carbon nanotube ͑SW CNT͒ is a promising candidate as a building block for future nanoelectronic devices. Carbon nanotube field-effect transistors ͑CNT FET͒ consisting of SW CNT channels have been successfully fabricated and operated. These devices typically use a gate electrode to control the carrier density of a semiconducting SW CNT. [1] [2] [3] The simplest configuration of a CNT FET is the bottom-gate FET, in which, a SW CNT is dispersed or directly grown on a SiO 2 / Si substrate, source drain contacts formed at the ends of the CNT, and its transport properties controlled by applying a substrate voltage. Top-gate CNT FETs in which the gate electrode and gate insulator are located on top of the SW CNT, have several advantages for integrated circuit applications. Top-gated CNT FETs allow local gate biasing at low voltage, high speed switching, and high integration density. In the literature, top-gated CNT FETs have been fabricated using 15-20 nm thick SiO 2 as the gate insulator. 4 To improve the device performance further, a thinner gate insulator with a higher dielectric constant can be used. Recently, high materials, such as, TiO 2 , 5 ZrO 2 , 6 and HfO 2 ͑Ref. 7͒ thin films have also been employed as the insulator in top-gate CNT FETs.
This work investigates the effect of the CNT FET configuration on its subthreshold slope, transconductance, and threshold voltage shift ͑or hysteresis͒, using the same SW CNT. The first structure fabricated was the substrate ͑i.e., back͒ gated CNT FET. Degenerately n-doped Si substrate was used as the bottom-gate electrode with 900 nm SiO 2 of thermal oxide as the insulating dielectric. The SW CNT was deposited by chemical vapor deposition of C 2 H 2 at 1000°C for 5 s on a triple-layer metal thin film ͑Al 10 nm/ Fe 1 nm/ Mo 0.2 nm͒, with Fe as the active catalyst for CNT growth, as described in previous work. 14 By prepatterning the metal thin film, prior to CNT deposition, site selective CNT growth is achieved. The CNT diameters were about 1.3 nm, on average, as measured by transmission electron microscopy and atomic force microscopy. By controlling the catalyst island size and its spacing, it is possible, on average, to obtain one CNT growing between the catalyst islands. The CNT diameters were about 1.3 nm on average, as measured by transmission electron microscopy and atomic force microscopy. Source and drain electrodes ͑20 nm thick Pd͒ were then fabricated using electron beam lithography, sputtering and a lift-off technique. It has been reported that Pd forms an Ohmic contact or low barrier Schottky contact on CNTs. 15 The structure of the CNT FET and its fabrication process are shown schematically in Fig. 1͑a͒ with a scanning electron micrograph of the device in Fig. 1͑b͒ . The source to drain distance of the device was 1.2 m.
Electrical measurements were carried out on the bottomgated CNT FET at room temperature in air using an Agilent 4040B semiconductor parameter analyzer. Note that the CNT channel is exposed in this configuration. The gate transfer characteristics are presented in Fig. 2 . At V ds = 200 mV, the threshold voltage V th is 0 V, on-current I on =1ϫ 10 −7 A, and off-current I off =1ϫ 10 −12 A, giving this device an on/off ratio= 10 5 . The subthreshold slope is 1000 mV/ dec and transconductance ͉0.04 S͉ V ds =200 mV ; this corresponds to the normalized transconductance ͑assuming 1.3 nm diameter CNT͒ of ͉30 S/m͉ V ds =200 mV Note that the gate transfer characteristics of Fig. 2 clearly shows a large V threshold hysteresis of 7 V depending on the direction the gate voltage was cycled.
Next, 5 nm TiO 2 was deposited on top of the structure using electron ͑e͒-beam lithography, e-beam evaporation and lift-off. The TiO 2 deposition was performed using the DEN-TON VACUUM Infinity-22 tool by ion assisted evaporation. The gate transfer characteristics were determined again as shown in Fig. 3 . At V ds = 200 mV, the threshold voltage V th is 0 V, on-current I on =5ϫ 10 −7 A, and off-current I off =4 ϫ 10 −11 A. The on/off ratio is 10 4 and the subthreshold slope improved to 320 mV/ deg. The transconductance also increased to ͉0.38 S͉ V ds =200 mV corresponding to a normalized transconductance ͑assuming again a 1.3 nm diameter CNT͒ of ͉300 S/m͉ V ds =200 mV By simply covering the CNT but still maintaining the bottom-gate operation, we observed that the hysteresis in V threshold was reduced to 2 V.
Finally, a 50 nm thick Al gate electrode was deposited on top of the TiO 2 by e-beam lithography, sputtering, and lift-off, as shown in Fig. 1͑c͒ . The gate length was 350 nm and the source drain distance was 1.2 m. Note that the equivalent oxide thickness of the 5 nm TiO 2 high dielectric ͑dielectric constant ϳ 80͒ was merely 0.25 nm. No current leakage ͑down to our measurement limit of 10 −13 A͒ was observed from the gate electrode to either the source or drain contacts through the thin high-dielectric. The gate transfer characteristics of the top-gated device are shown in Fig. 4 . The on/off ratio is ϳ10 4 . At V ds = 50 mV, the subthreshold slope is 67-70 mV/ dec. Note that this is near the theoretical minimum of ϳ60 mV/ dec, calculated at room temperature using ͑k B T / e͒ ln͑10͒, where k B is the Boltzman constant, T is the temperature, and e is the elemental charge. 12 The transconductance of this device was ͉0.4 S͉ V ds =50 mV , which corresponded to a normalized transconductance of ͉300 S/m͉ V ds =50 mV , taking again the nanotube diameter ͑1.3 nm͒ as the channel width. When using higher source drain voltages V ds = 200 mV, the CNT FET threshold voltage V th is at 0.25 V, on-current I on =5ϫ 10 −11 A and off-current I off =5ϫ 10 −11 A. The subthreshold slope remained at 70 mV/ dec. The measured transconductance is ͉1.3 S͉ V ds =200 mV which corresponds to a normalized transconductance of ͉1000 S/m͉ V ds =200 mV . Last, note that there is negligible hysteresis in the gate transfer characteristics in this configuration. With highest transconductance and best subthreshold slope, the top-gate configuration has the highest performance with respect to the previous two configurations studied on the same CNT.
Our results can be explained using the classical model for field-effect transistors. In field-effect transistors, the transconductance g m is given by g m = ͑C / L͒͑V ds / L͒, where is the carrier mobility, C is the gate capacitance, and L is the gate length. A larger transconductance can thus be obtained by increasing , C, or decreasing L. Note that in the two bottom-gate configurations, and L are constant since the same CNT has been used and the gate length fixed at 1.2 m. In the top-gate configuration, the same CNT was retained but the gate length was 350 nm. The electrostatic gate capacitance per length may be approximated by C g1 =2 0 /ln͑4t / d͒, where t is the dielectric thickness and d is the CNT diameter. The first structure investigated, namely the bottom-gate exposed CNT FET, is electrostatically unfavorable as its gate insulator ͑SiO 2 , =4͒ capacitance is diluted by the lower dielectric constant of the air surrounding the CNT. When the CNT is covered with TiO 2 , the gate capacitance marginally improves because the high-k TiO 2 provides electrostatic coupling to the CNT, however, most of the coupling is still via the 900 nm thick SiO 2 . In the topgate geometry, the electrostatic coupling to the CNT is now via the very thin, high-k TiO 2 . The gate capacitance ratio of the three cases considered here is approximately top-gate TiO 2 : bottom-gate TiO 2 : bottom-gate air= 20: 1.7: 1 using the approximation of C g1 =2 0 /ln͑4t / d͒ without considering the fringe effects.
Note that the transconductance of these three device structures are ͉1.3 S͉ V ds =200 mV ͑top-gate͒, ͉0.38 S͉ V ds =200 mV ͑bottom-gate covered CNT͒, ͉0.04 S͉ V ds =200 mV ͑bottom-gate exposed CNT͒. Their corresponding ratio of 32:10:1 follows the trend in gate capacitances, although there are some deviations in the actual numbers. These results suggest that another factor is improving the transconductance of the CNT FET, perhaps the interaction of the CNT/contact barrier with the electrostatic field. The transconductance of the CNT FET devices is known to be affected by lowering or elimination of the Schottky barrier at the nanotube-metal interface by the high electric field at the dielectric-metal interface. 4, [10] [11] [12] Hysteresis effects in the gate transfer characteristics are due to charge traps. The V threshold shifts observed are 7 V for the bottom-gated exposed CNT FET, 2 V for the bottom-gate covered-CNT FET, and Ͻ10 mV for the 5 nm TiO 2 topgate CNT FET. Several groups reported SW CNT FETs fabricated on SiO 2 / Si substrates exhibiting hysteresis in current versus gate-voltage ͑Si as bottom-gate͒ characteristics and attributed the hysteresis to charge traps in bulk SiO 2 , oxygen-related defect trap sites near nanotubes, or traps at the SiO 2 / Si interface. [13] [14] [15] The top-gate CNT does not show much hysteresis because the voltage swing of the gate is small, causing less charge to be stored in the insulators both above and below the CNT. Hence, we can also expect that the bottom-gated exposed CNT has the most hysteresis because of the large gate voltage swing required, which stores charge in the insulators. Furthermore, it is also possible to store charge in the molecules adsorbed to the exposed CNT. 16 In conclusion, the top-gated CNT FET with a TiO 2 high-gate dielectric exhibits the highest transconductance ͑1.3 S or 1000 S/m͒, a subthreshold swing ͑67-70 mV/ dec͒ which approaches the room temperature theoretical limit, and negligible hysteresis in the gate transfer characteristics, of the three different configurations of CNT FET studied here using the same CNT. Further improvements in the device characteristics can be expected by using a higher band gap CNT and/or shorter channel length. A higher band gap ͑i.e., smaller diameter CNT͒ will result in lower off current, higher on/off ratio and improve the subthreshold slope at the same C g . Additionally, shortening the channel length will additionally improve the on-current and it has been reported that 1.1 A at V ds = 100 mV has been obtained from a CNT FET with 20 nm channel length. 
